Skip to content

Management

Avery Design Verification IP

 

Management Team

Avery management are committed to delivering the highest quality products and expert technical support.

Chilai Huang, President/CEO.

Mr. Huang got his Ph. D. in 1982. He has been working on the EDA business since then. He was the co-founder with Dr. Prabhu Goel of Gateway Design Automation, Inc. He and Mr. Phil Moorby worked on the language definition and first implementation of Verilog. Since then, he has been working in fault simulation, timing verification, and synthesis areas. He was responsible for Cadence’s RTL synthesis effort for several years and eventually led the whole synthesis project. He left Cadence and started Avery at 1998.

Chris Browy, Sr Vice President of WW Sales/Marketing

From 1989 to 1998, Mr. Browy held various positions at Cadence Design Systems including Director of ASIC Design Services, Director of Top-down IC Design Practice, and marketing manager for synthesis, timing analysis, and test products. Prior to 1989, Mr. Browy held numerous other positions in applications engineering and hardware systems development. Mr. Browy has been responsible for system and ASIC design projects involving large-scale ATM switching systems, Non-linear digital video editing systems, and massively parallel multiprocessors. Mr. Browy received a B.S.E.E. from Rensselaer Polytechnic Institute in 1984.

Andy Stein, Vice President of North America Sales

Mr. Stein has had more than 25 years of sales management experience in the EDA industry and helped several startup companies pioneer their products and reach their financial goals, which often led to acquisition by companies such as Cadence Design Systems and Synopsys. These startups include such companies as Gateway Design Automation, Viewlogic Systems, Co-design Automation, Nextop Software , Jasper Design Automation and now Avery Design Systems.
Mr. Stein started as an IC design engineer for TRW after completing both an M.S.E.E and B.S.E.E, graduating in the top 1% of his class from the University of Illinois in 1986.

Zhihong Zeng, Verification IP Architect

Mr. Zeng received his PHD in semi-formal based functional verification at UMASS, Amherst. Prior to his PHD, he earned M.S.E.E on ASIC designer and started a career as an IC designer in Lenovo. Since joined the force in Avery, Mr. Zeng architected and led development in various verifications IPs like, USB, MIPI/Unipro, SOP/PQI, NVMe and PCIe and oversees R&D of other VIPs.

Kai-hui Chang, EDA Tool Architect

Mr. Chang joined Avery in 1999. He co-developed Avery’s early tools for functional verification and was  responsible for Avery’s parallel logic simulator, SimCluster. After receiving his PhD in CSE from the University of Michigan in 2007, he  rejoined Avery and codeveloped and architected Avery’s formal and semi-formal tools including Property Synthesis, SimXACT and Retention/Reset Optimization.  Mr. Chang published 30+ papers and holds several patents from his work
both in the academia and the industry.

Advisors

Advisory Board

MO Movahed

An entrepreneur, innovator, Investor, advisor and company builder with successful track record in several startups and fortune 500 companies. Led product innovation at Atrenta Inc. building industry leading SpyGlass products & solutions reaching $50M+ revenue and 350+ customers with successful acquisition by Synopsys in 2015; Lattice semiconductor high density programable division establishing & building the software and IP organization reaching $500M+ revenue from 1993 to 2000.  Established and led Synopsys first Moonshot factory innovations, digital-X group with several disruptive ideas in incubation; Led & grew VC Formal products significantly displacing competition in several key accounts; Led and innovated several key initiatives in static and simulation; Led & grew RC extraction business significantly and expanded the product into Custom market and several leading foundries. Holds 15+ US Patents and has received numerous innovation & recognition awards.

Mark A. Indovina COO & Founder, Tenrehte Technologies

Mark brings a rich combination of technical, operational, and entrepreneurship expertise to Tenrehte. Prior to Tenrehte, Mark was Chief Technology Officer and a founder of Vivace Semiconductor, a fabless semiconductor start-up company focused on providing System-On-Chip (SoC) solutions for the growing digital entertainment markets. At Vivace he was responsible for the successful delivery of working silicon protypes, operating system, DSP algorithms, and runtime software for multiple products. Previously Mark was a founder and Vice President of Engineering for Improv Systems, Inc., a company which develops and licenses intellectual property for digital signal processing including a proprietary DSP architecture, development tools, DSP algorithms, and application software. At Improv he was responsible for securing multiple license agreements and a $9M strategic investment from Koninklijke Philips Electronics N.V. (Philips). Prior to joining Improv Systems, Mark was the Director of Engineering for the newly formed Digital IC Design Group of Cadence Design Systems, where in less than 4 years he built a group of over 200 engineers performing over $65M of contract IC design for various companies throughout the world. Before Cadence Design Systems, Mark was a Principle Research Engineer in the Applied Research department of Motorola working on strategic mixed signal semiconductor devices and SoC solutions that paved the way for exciting new wireless, battery powered communications devices. During this time he was also an adjunct professor at Florida Atlantic University where he taught classes in VLSI design, logic design, and computer architecture. Mark was active in obtaining NSF grants for projects assigned to the university, and joint projects partially funded by Motorola. Prior to Motorola, Mark was with Computer Consoles researching and developing various digital signaling processing based sub-systems as part of a novel digital switch architecture. He started his engineering career at Ashly Audio designing various products used in professional sound reinforcement. He is a senior member of the IEEE (Institute of Electrical and Electronics Engineers) and AES (Audio Engineering Society). Mark is the co-author of an eBook on IC design and has authored and co-authored various technical papers, position papers, trade journal publications, has participated in various standards bodies and committees, and chaired and presented at society and industry forums.

In his spare time Mark is also an adjunct professor in the Electrical & Microelectronic Engineering Department at Rochester Institute of Technology. He is also a member of the Industrial Advisory Boards for the Electrical Engineering Department and Multidisciplinary Senior Design Program at Rochester Institute of Technology. Mark earned an AS in Applied Science and his BS and MS in Electrical Engineering and from Rochester Institute of Technology.

Marketing Advisors

Wired Island International

With deep roots and experience helping technology driven companies in the semiconductor/EDA space optimize marketing and communications, Wired Island International is Avery Design Systems’ partner for strategic and integrated communications. Wired Island International has worked with international B2B companies for more than 25 years, helping them craft compelling messages around technically-complex stories and building a long track record of success in traditional PR and earned media. With content as the foundation, Wired Island applies best practices in digital marketing, SEO/SEM, digital design and lead generation to provide fully integrated communications programs that support client’s business goals.