No Access

Latests News

Avery Design Debuts QEMU Virtual Host to SystemVerilog PCIe® VIP HW-SW Co-simulation Solution for Pre-silicon System-level Simulation of NVMeTM SSD and PCIe® Designs

Tewksbury, MA., November 9, 2020 — Avery Design Systems, leader in functional verification solutions today announced the pre-silicon system simulation solution of NVMeTM SSD and PCIe® designs using.

PLDA® Announces Robust Verification Toolset, Increasing Design Accuracy and Reducing Time-to-Production for Next Generation SoCs with CXL®, PCIe® 6.0 or Gen-Z® Interconnect

PLDA, the industry leader in PCI Express® IP and data interconnect solutions, today announced the Robust Verification Toolset, a breakthrough approach to IP verification dramatically.

Company

Management

Partners

Careers

Products

Verification IP

SimXACT

SimAccel FPGA-Accelerated Verification

SimCluster GLS

News

Contact/Sales

Support

© 2021 Avery Design Systems, All Rights Reserved. Back to top ↑

UA-45571462-1